|
Experienced HDL Design Engineer |
|
|
|
|
Required qualifications:
- University level Degree in Electronic/Electrical Engineering or a relevant field.
- Experience in VHDL / Verilog based digital circuit design.
- No military service obligation pending.
Experience/knowledge in any of the following areas is strongly desirable:
- ASIC design.
- FPGA-based design.
- Digital Signal Processing.
Please send English CV to hr[at]isd.gr or by fax +30210 6895412
Note: You will need to replace [at] with @ prior sending us your CV.
|